Document revision date: 19 July 1999
[Compaq] [Go to the documentation home page] [How to order documentation] [Help on this site] [How to contact us]
[OpenVMS documentation]

Porting VAX MACRO Code to OpenVMS Alpha


Previous Contents Index

E
Emulation library
    required files
.ENABLE ABSOLUTE directive
.ENABLE directive
    FLAGGING option
    OVERFLOW option
    QUADWORD option
/ENABLE qualifier
    FLAGGING option
    OVERFLOW option
    QUADWORD option
.ENABLE TRUNCATION directive
Entry-point directives #1
Entry-point directives #2
Entry-point directives #3
Entry-point directives #4
Entry-point directives #5
Entry-point directives #6
    register sets
    when to use
Entry-point register arguments
    compiler hints
    declaring
    input
Entry-point register set
    declaring
    scratch
Entry points
    when to declare
Epilogue code
    preserving registers #1
    preserving registers #2
    using REI to change modes
Error messages
    interpreting
ESCD instruction
ESCE instruction
ESCF instruction
.EVEN directive
Event flags
    synchronization guarantees
Exception entry point
    declaring #1
    declaring #2
Exception handlers
    modifying
.EXCEPTION_ENTRY directive #1
.EXCEPTION_ENTRY directive #2
.EXCEPTION_ENTRY directive #3
.EXCEPTION_ENTRY directive #4
EXE$REI_INIT_STACK
    using to change mode
F
Faults
    reserved operand
/FLAG qualifier #1
/FLAG qualifier #2
/FLAG qualifier #3
/FLAG qualifier #4
Flagging
    disabling #1
    disabling #2
    disabling #3
    enabling #1
    enabling #2
    specifying
Floating-point data
    debugging code with
Floating-point instructions
Flow control mechanisms
    branches from JSB routines
    condition codes
FP
    Alpha register
    modifying
    negative offsets
    positive offsets
    referencing local storage
Frame pointer (FP)
    See FP
G
Generated code #1
Generated code #2
    detecting
.GLOBAL_LABEL directive
Granularity
    byte and word-write operations #1
    byte and word-write operations #2
    byte and word-write operations #3
    interlocked instructions
Granularity controls
    subordinate to atomicity
H
Hints
    enabling #1
    enabling #2
    for specifying registers #1
    for specifying registers #2
Homed argument list
    $ARGn symbols
    detecting
home_arg argument
    .CALL_ENTRY directive
I
Image
    relocating
Informational messages
    disabling reporting
Input register argument
Input register mask
Input register set #1
Input register set #2
Input register set #3
Instruction scheduling
    differences between VAX and Alpha
    optimization
Instruction size
    dependency on
Instruction stream
    data embedded in #1
    data embedded in #2
    modifying
Instructions
    Alpha #1
    Alpha #2
    Alpha #3
    floating-point
    incomplete
    interleaving
    packed decimal
    unsupported
    using Alpha #1
    using Alpha #2
    using Alpha #3
Interlocked instructions
    atomicity
    synchronization guarantees
Interlocked queue instructions
    synchronization guarantees
Internal processor registers
    See IPRs
Interoperability
    compiling native OpenVMS Alpha Images
    linking native OpenVMS Alpha Images
    of translated and native images
IPRs (internal processor registers)
J
JMP instruction
    to external module
JSB entry point
    32-bit mode
    declaring #1
    declaring #2
    declaring #3
JSB parameter
    implicit
.JSB32_ENTRY directive #1
.JSB32_ENTRY directive #2
.JSB32_ENTRY directive #3
    compiler's temporary register usage
.JSB_ENTRY directive #1
.JSB_ENTRY directive #2
.JSB_ENTRY directive #3
.JSB_ENTRY directive #4
    $ARGn symbols
    compiler's temporary register usage
JSR instruction
Jump
    into a loop
L
Label
    defining as global
LDPCTX instruction
LDx_L instruction #1
LDx_L instruction #2
LDx_L instruction #3
/LIBRARY qualifier
.LINK directive
Linkage pair
Linkage section
    locating
    naming
.LINKAGE_PSECT directive
Linking
/LIST qualifier
Listing
    obtaining assembly code
Listing file
    line numbering
    VAX MACRO compiler
Load locked instruction
    See LDx_L instruction
Location counter
    manipulating
Lock manager
    synchronization guarantees
$LOCKED_PAGE_END
$LOCKED_PAGE_START
Locking pages
    code written in other languages
    image initialization
    on the fly
    system working set
$LOCK_PAGE
$LOCK_PAGE_INIT
Logical names
    required by compiler
Longword operations
    aligned longwords
Loops
    nesting
M
/MACHINE qualifier #1
/MACHINE qualifier #2
MACRO-32 code
    See Code and VAX MACRO source code
MACRO-32 compiler
    alignment assumptions
    built-ins
    conditional branch assumptions
    definition
    differences between it and assembler
    directives #1
    directives #2
    emulation routine library
    features
    invoking #1
    invoking #2
    limitations of #1
    limitations of #2
    messages
    overview
    qualifiers
    temporary register usage #1
    temporary register usage #2
    temporary register usage #3
    temporary register usage #4
    temporary register usage #5
MACRO--32 Compiler for OpenVMS Alpha
    problems and restrictions
    quadword moves into the VAX SP and PC
MACRO-64
    See Alpha instructions and Alpha assembly language object code
Macro libraries
MACRO/MIGRATION command
.MASK directive
max_arg argument
    .CALL_ENTRY directive
MB instructions
    preserving atomicity
Memory
    detecting unaligned references
    modifying in one operation
    unaligned references
Memory barrier
    implicit in interlocked instructions
Messages
    disabling reporting #1
    disabling reporting #2
    interpreting
Methodology
    porting
MFPR instruction
MTPR instruction
Mutexes
    synchronization guarantees


Previous Next Contents Index

  [Go to the documentation home page] [How to order documentation] [Help on this site] [How to contact us]  
  privacy and legal statement  
5601PRO_INDEX_001.HTML